The system timer is documented in the Cortex-R5F or Cortex-A53 MPCore TRMs [Ref 46] [Ref 48]. The clock is controlled by the CRL_APB.DBG_TSTMP_CTRL register Vivado PCW [DBG_TSTMP] setting.