AXI Write Arbiter

Zynq UltraScale+ Device Technical Reference Manual (UG1085)

Document ID
UG1085
Release Date
2022-09-15
Revision
2.3 English

The DMA channels share an AXI write channel. The features of the write arbiter are listed.

Round-robin arbitration

Common buffer flush in the event of an error