Clock Polarity, Phase, and Baud Rate Reconfiguration

Zynq UltraScale+ Device Technical Reference Manual (UG1085)

Document ID
UG1085
Release Date
2022-09-15
Revision
2.3 English

To reconfigure the clock polarity, phase, or baud-rate divisor values, the controller must be disabled before configuration.