Clocking

Zynq UltraScale+ Device Technical Reference Manual (UG1085)

Document ID
UG1085
Release Date
2022-09-15
Revision
2.3 English

Internal PLL per lane.

Different reference clock inputs per lane, with the ability to share reference clocks between lanes (programmed through PCW).