The DDR clock is used for the majority of the DDR memory controller logic. The clock generator has one 6-bit divider that connects to either the DPLL or VPLL. The DDR memory subsystem also includes six PLLs for the DRAM I/O buffers that are described in DDR Memory Controller.
The DDR memory controller clock generator is shown in This Figure.