There is a debug clock generator for each power domain, LPD and FPD and a separate clock generators for the trace buffer and timestamp unit in the FPD.
There is a debug clock generator for each power domain, LPD and FPD and a separate clock generators for the trace buffer and timestamp unit in the FPD.