FPD Debug Clock

Zynq UltraScale+ Device Technical Reference Manual (UG1085)

Document ID
UG1085
Release Date
2022-09-15
Revision
2.3 English

The FPD debug clock is controlled by the DBG_FPD_CTRL register and is used by the CoreSight-associated debug logic within the FPD.