Interrupt Block Diagram

Zynq UltraScale+ Device Technical Reference Manual (UG1085)

Document ID
UG1085
Release Date
2022-09-15
Revision
2.3 English

This Figure shows the block diagram of the processor interrupts. The shared peripheral interrupts are generated from various subsystems that include the I/O peripherals in the PS and logic in the PL. The PCIe MSI are handled by the controller for PCIe by decoding the MSI into a bit-vector and then asserting a sideband interrupt. To guarantee PCIe ordering, the controller for PCIe must wait for the completion of previously outstanding (inbound) writes before asserted an MSI interrupt. Also, the controller for PCIe must ensure that the MSI buffer, which holds the MSI information after asserting interrupt to CPU, does not end up stalling the PCIe inbound traffic (which can cause deadlock).

Figure 13-1:      GIC Interrupts Block Diagram

X-Ref Target - Figure 13-1

X15327-interrupts-routing.jpg