The interrupt enable register (IER) has the same bit field order as the interrupt status register. Setting a bit in the interrupt enable register clears the corresponding mask bit in the interrupt mask register, effectively enabling a corresponding interrupt to be generated.