Reference Clock Change Limitations

Zynq UltraScale+ Device Technical Reference Manual (UG1085)

Document ID
UG1085
Release Date
2022-09-15
Revision
2.3 English

The Quad-SPI controller requires a reset (CRL_APB.RST_LPD_IOU2 [qspi_reset]) when the reference clock is changed.