If the software attempts to access a non-existent register or performs a read or write to a register that does not support that access type, the SYSMON unit detects this and sets a maskable register address decode error interrupt in ISR_1 [29:31] register bits.