Single CPU Control

Zynq UltraScale+ Device Technical Reference Manual (UG1085)

Document ID
UG1085
Release Date
2022-09-15
Revision
2.3 English

In this mode, host software controls all the Qs for a DMA channel. The AXI domain address for buffer transfers needs to be made known to host software in advance.