System Interfaces

Zynq UltraScale+ Device Technical Reference Manual (UG1085)

Document ID
UG1085
Release Date
2023-12-21
Revision
2.4 English

The controller clocks and resets are described in this section. All of the interrupts generated in the GPIO controller are routed to IRQ 48. The GPIO I/O signals can be routed to either the MIO or EMIO.