The AMD Zynq™ UltraScale+™ MPSoC reset block is responsible for handling both internal and external reset inputs to the system, and to meet the reset requirements for all the peripherals and the APU and RPU. The reset block generates resets for the programmable logic part of the device, and allows independent reset assertion for PS and PL blocks.
This chapter explains the reset mechanisms involved in the system reset and the individual module resets.