SI5382A SFP28 Clock Recovery

ZCU111 Evaluation Board User Guide (UG1271)

Document ID
Release Date
1.3 English

[This Figure, callout 8]

The ZCU111 board includes a Silicon Labs SI5382A jitter attenuator U48. The RFSoC U1 PL user logic can implement a clock recovery circuit and output this series capacitor coupled clock from a differential pair on I/O bank 64 (SFP_REC_CLOCK_P U1 pin AW14 and SFP_REC_CLOCK_N U1 pin AW13) for jitter attenuation. The jitter attenuated clock (SFP_SI5382_OUT_P (U48 pin 21), SFP_SI5382_OUT_N (U48 pin 20)) is then routed as a series capacitor coupled reference clock to GTY bank 128 inputs MGTREFCLK1P (U1 pin Y31) and MGTREFCLK1N (U1 pin Y32).

The primary purpose of this clock is to support common packet radio interface/open base station architecture initiative (CPRI/OBSAI) applications that perform clock recovery from a user-supplied SFP28 module, and use the jitter attenuated recovered clock to drive the reference clock inputs of a GTY transceiver. The jitter attenuated clock circuit is shown in This Figure.

Figure 3-17:      SFP28 Jitter Attenuated Clock

X-Ref Target - Figure 3-17


For more details on the Silicon Labs SI5341B, SI570, and SI5382A devices, see [Ref 14].

For UltraScale FPGA clocking information, see the UltraScale Architecture Clocking Resources User Guide (UG572) [Ref 10].