[Figure 1, callout 4]
- Manufacturer: Micron
- Part Number: MT40A512M16LY-075E
- Description:
- 8 Gb (512 Mb x 16)
- 1.2V 96-ball TFBGA
- DDR4-2666
The VCU128 XCVU37P FPGA DDR4 interface performance is documented in the Virtex UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics (DS923).
The 72-bit wide DDR4 memory system is connected to XCVU37P U1 HP banks 64, 65 and 66. The DDR4 0.6V VTT termination voltage (net DDR4_VTERM_0V6) is sourced from the TI TPS51200DR linear regulator U71. The DDR4 memory interface bank VREF pins are not connected, which, coupled with an XDC set_property INTERNAL VREF constraint, invoke the INTERNAL VREF mode. The connections between the 72-bit interface DDR4 component memories and XCVU37P banks 64, 65, and 66 are listed in the following table.
FPGA (U1) Pin | Schematic Net Name | I/O Standard | Component Memory | ||
---|---|---|---|---|---|
Pin # | Pin Name | Ref. Des. | |||
BM45 | PL_DDR4_DQ0 | POD12_DCI | A3 | DQ8 | U74 |
BP44 | PL_DDR4_DQ1 | POD12_DCI | B8 | DQ9 | U74 |
BP47 | PL_DDR4_DQ2 | POD12_DCI | C3 | DQ10 | U74 |
BN45 | PL_DDR4_DQ3 | POD12_DCI | C7 | DQ11 | U74 |
BM44 | PL_DDR4_DQ4 | POD12_DCI | C2 | DQ12 | U74 |
BN44 | PL_DDR4_DQ5 | POD12_DCI | C8 | DQ13 | U74 |
BN47 | PL_DDR4_DQ6 | POD12_DCI | D3 | DQ14 | U74 |
BP43 | PL_DDR4_DQ7 | POD12_DCI | D7 | DQ15 | U74 |
BN46 | PL_DDR4_DQS0_T | DIFF_POD12_DCI | B7 | UDQS_T | U74 |
BP46 | PL_DDR4_DQS0_C | DIFF_POD12_DCI | A7 | UDQS_C | U74 |
BN42 | PL_DDR4_DM0_B | POD12_DCI | E2 | NF/UDM_B/UDBI_B | U74 |
BL45 | PL_DDR4_DQ8 | POD12_DCI | G2 | DQ0 | U17 |
BK44 | PL_DDR4_DQ9 | POD12_DCI | F7 | DQ1 | U17 |
BL46 | PL_DDR4_DQ10 | POD12_DCI | H3 | DQ2 | U17 |
BK43 | PL_DDR4_DQ11 | POD12_DCI | H7 | DQ3 | U17 |
BL43 | PL_DDR4_DQ12 | POD12_DCI | H2 | DQ4 | U17 |
BJ44 | PL_DDR4_DQ13 | POD12_DCI | H8 | DQ5 | U17 |
BL42 | PL_DDR4_DQ14 | POD12_DCI | J3 | DQ6 | U17 |
BJ43 | PL_DDR4_DQ15 | POD12_DCI | J7 | DQ7 | U17 |
BK45 | PL_DDR4_DQS1_T | DIFF_POD12_DCI | G3 | LDQS_T | U17 |
BK46 | PL_DDR4_DQS1_C | DIFF_POD12_DCI | F3 | LDQS_C | U17 |
BL47 | PL_DDR4_DM1_B | POD12_DCI | E7 | NF/LDM_B/LDBI_B | U17 |
BK41 | PL_DDR4_DQ16 | POD12_DCI | G2 | DQ0 | U74 |
BG44 | PL_DDR4_DQ17 | POD12_DCI | F7 | DQ1 | U74 |
BG42 | PL_DDR4_DQ18 | POD12_DCI | H3 | DQ2 | U74 |
BH44 | PL_DDR4_DQ19 | POD12_DCI | H7 | DQ3 | U74 |
BH45 | PL_DDR4_DQ20 | POD12_DCI | H2 | DQ4 | U74 |
BG45 | PL_DDR4_DQ21 | POD12_DCI | H8 | DQ5 | U74 |
BG43 | PL_DDR4_DQ22 | POD12_DCI | J3 | DQ6 | U74 |
BJ41 | PL_DDR4_DQ23 | POD12_DCI | J7 | DQ7 | U74 |
BH46 | PL_DDR4_DQS2_T | DIFF_POD12_DCI | G3 | LDQS_T | U74 |
BJ46 | PL_DDR4_DQS2_C | DIFF_POD12_DCI | F3 | LDQS_C | U74 |
BH42 | PL_DDR4_DM2_B | POD12_DCI | E7 | NF/LDM_B/LDBI_B | U74 |
BE43 | PL_DDR4_DQ24 | POD12_DCI | G2 | DQ0 | U18 |
BF42 | PL_DDR4_DQ25 | POD12_DCI | F7 | DQ1 | U18 |
BC42 | PL_DDR4_DQ26 | POD12_DCI | H3 | DQ2 | U18 |
BF43 | PL_DDR4_DQ27 | POD12_DCI | H7 | DQ3 | U18 |
BD42 | PL_DDR4_DQ28 | POD12_DCI | H2 | DQ4 | U18 |
BF45 | PL_DDR4_DQ29 | POD12_DCI | H8 | DQ5 | U18 |
BE44 | PL_DDR4_DQ30 | POD12_DCI | J3 | DQ6 | U18 |
BF46 | PL_DDR4_DQ31 | POD12_DCI | J7 | DQ7 | U18 |
BE45 | PL_DDR4_DQS3_T | DIFF_POD12_DCI | G3 | LDQS_T | U18 |
BE46 | PL_DDR4_DQS3_C | DIFF_POD12_DCI | F3 | LDQS_C | U18 |
BD41 | PL_DDR4_DM3_B | DIFF_POD12_DCI | E7 | NF/LDM_B/LDBI_B | U18 |
BP32 | PL_DDR4_DQ32 | POD12_DCI | G2 | DQ0 | U73 |
BP29 | PL_DDR4_DQ33 | POD12_DCI | F7 | DQ1 | U73 |
BP31 | PL_DDR4_DQ34 | POD12_DCI | H3 | DQ2 | U73 |
BP28 | PL_DDR4_DQ35 | POD12_DCI | H7 | DQ3 | U73 |
BN32 | PL_DDR4_DQ36 | POD12_DCI | H2 | DQ4 | U73 |
BM30 | PL_DDR4_DQ37 | POD12_DCI | H8 | DQ5 | U73 |
BN31 | PL_DDR4_DQ38 | POD12_DCI | J3 | DQ6 | U73 |
BL30 | PL_DDR4_DQ39 | POD12_DCI | J7 | DQ7 | U73 |
BN29 | PL_DDR4_DQS4_T | DIFF_POD12_DCI | G3 | LDQS_T | U73 |
BN30 | PL_DDR4_DQS4_C | DIFF_POD12_DCI | F3 | LDQS_C | U73 |
BM28 | PL_DDR4_DM4_B | POD12_DCI | E7 | NF/LDM_B/LDBI_B | U73 |
BL32 | PL_DDR4_DQ40 | POD12_DCI | G2 | DQ0 | U19 |
BP34 | PL_DDR4_DQ41 | POD12_DCI | F7 | DQ1 | U19 |
BN34 | PL_DDR4_DQ42 | POD12_DCI | H3 | DQ2 | U19 |
BK33 | PL_DDR4_DQ43 | POD12_DCI | H7 | DQ3 | U19 |
BL31 | PL_DDR4_DQ44 | POD12_DCI | H2 | DQ4 | U19 |
BL33 | PL_DDR4_DQ45 | POD12_DCI | H8 | DQ5 | U19 |
BM33 | PL_DDR4_DQ46 | POD12_DCI | J3 | DQ6 | U19 |
BK31 | PL_DDR4_DQ47 | POD12_DCI | J7 | DQ7 | U19 |
BL35 | PL_DDR4_DQS5_T | DIFF_POD12_DCI | G3 | LDQS_T | U19 |
BM35 | PL_DDR4_DQS5_C | DIFF_POD12_DCI | F3 | LDQS_C | U19 |
BM34 | PL_DDR4_DM5_B | POD12_DCI | E7 | NF/LDM_B/LDBI_B | U19 |
BJ34 | PL_DDR4_DQ48 | POD12_DCI | A3 | DQ8 | U18 |
BG35 | PL_DDR4_DQ49 | POD12_DCI | B8 | DQ9 | U18 |
BH34 | PL_DDR4_DQ50 | POD12_DCI | C3 | DQ10 | U18 |
BH35 | PL_DDR4_DQ51 | POD12_DCI | C7 | DQ11 | U18 |
BJ33 | PL_DDR4_DQ52 | POD12_DCI | C2 | DQ12 | U18 |
BF35 | PL_DDR4_DQ53 | POD12_DCI | C8 | DQ13 | U18 |
BG34 | PL_DDR4_DQ54 | POD12_DCI | D3 | DQ14 | U18 |
BF36 | PL_DDR4_DQ55 | POD12_DCI | D7 | DQ15 | U18 |
BK34 | PL_DDR4_DQS6_T | DIFF_POD12_DCI | B7 | UDQS_T | U18 |
BK35 | PL_DDR4_DQS6_C | DIFF_POD12_DCI | A7 | UDQS_C | U18 |
BH32 | PL_DDR4_DM6_B | POD12_DCI | E2 | NF/UDM_B/UDBI_B | U18 |
BF31 | PL_DDR4_DQ56 | POD12_DCI | A3 | DQ8 | U73 |
BH30 | PL_DDR4_DQ57 | POD12_DCI | B8 | DQ9 | U73 |
BJ31 | PL_DDR4_DQ58 | POD12_DCI | C3 | DQ10 | U73 |
BG32 | PL_DDR4_DQ59 | POD12_DCI | C7 | DQ11 | U73 |
BH31 | PL_DDR4_DQ60 | POD12_DCI | C2 | DQ12 | U73 |
BF32 | PL_DDR4_DQ61 | POD12_DCI | C8 | DQ13 | U73 |
BH29 | PL_DDR4_DQ62 | POD12_DCI | D3 | DQ14 | U73 |
BF33 | PL_DDR4_DQ63 | POD12_DCI | D7 | DQ15 | U73 |
BJ29 | PL_DDR4_DQS7_T | DIFF_POD12_DCI | B7 | UDQS_T | U73 |
BK30 | PL_DDR4_DQS7_C | DIFF_POD12_DCI | A7 | UDQS_C | U73 |
BG29 | PL_DDR4_DM7_B | POD12_DCI | E2 | NF/UDM_B/UDBI_B | U73 |
BN51 | PL_DDR4_DQ64 | POD12_DCI | A3 | DQ8 | U17 |
BM52 | PL_DDR4_DQ65 | POD12_DCI | B8 | DQ9 | U17 |
BN50 | PL_DDR4_DQ66 | POD12_DCI | C3 | DQ10 | U17 |
BL52 | PL_DDR4_DQ67 | POD12_DCI | C7 | DQ11 | U17 |
BM48 | PL_DDR4_DQ68 | POD12_DCI | C2 | DQ12 | U17 |
BL53 | PL_DDR4_DQ69 | POD12_DCI | C8 | DQ13 | U17 |
BN49 | PL_DDR4_DQ70 | POD12_DCI | D3 | DQ14 | U17 |
BL51 | PL_DDR4_DQ71 | POD12_DCI | D7 | DQ15 | U17 |
BM49 | PL_DDR4_DQS8_T | DIFF_POD12_DCI | B7 | UDQS_T | U17 |
BM50 | PL_DDR4_DQS8_C | DIFF_POD12_DCI | A7 | UDQS_C | U17 |
BP48 | PL_DDR4_DM8_B | POD12_DCI | E2 | NF/UDM_B/UDBI_B | U17 |
COMMON | |||||
BF50 | PL_DDR4_A0 | SSTL12_DCI | P3 | A0 | U17-U19 U73-U74 |
BD51 | PL_DDR4_A1 | SSTL12_DCI | P7 | A1 | U17-U19 U73-U74 |
BG48 | PL_DDR4_A2 | SSTL12_DCI | R3 | A2 | U17-U19 U73-U74 |
BE50 | PL_DDR4_A3 | SSTL12_DCI | N7 | A3 | U17-U19 U73-U74 |
BE49 | PL_DDR4_A4 | SSTL12_DCI | N3 | A4 | U17-U19 U73-U74 |
BE51 | PL_DDR4_A5 | SSTL12_DCI | P8 | A5 | U17-U19 U73-U74 |
BF53 | PL_DDR4_A6 | SSTL12_DCI | P2 | A6 | U17-U19 U73-U74 |
BG50 | PL_DDR4_A7 | SSTL12_DCI | R8 | A7 | U17-U19 U73-U74 |
BF51 | PL_DDR4_A8 | SSTL12_DCI | R2 | A8 | U17-U19 U73-U74 |
BG47 | PL_DDR4_A9 | SSTL12_DCI | R7 | A9 | U17-U19 U73-U74 |
BF47 | PL_DDR4_A10 | SSTL12_DCI | M3 | A10/AP | U17-U19 U73-U74 |
BG49 | PL_DDR4_A11 | SSTL12_DCI | T2 | A11 | U17-U19 U73-U74 |
BF48 | PL_DDR4_A12 | SSTL12_DCI | M7 | A12/BC_B | U17-U19 U73-U74 |
BF52 | PL_DDR4_A13 | SSTL12_DCI | T8 | A13 | U17-U19 U73-U74 |
BE54 | PL_DDR4_BA0 | SSTL12_DCI | N2 | BA0 | U17-U19 U73-U74 |
BE53 | PL_DDR4_BA1 | SSTL12_DCI | N8 | BA1 | U17-U19 U73-U74 |
BG54 | PL_DDR4_BG0 | SSTL12_DCI | M2 | BG0 | U17-U19 U73-U74 |
BG53 | PL_DDR4_WE_B | SSTL12_DCI | L2 | WE_B/A14 | U17-U19 U73-U74 |
BJ54 | PL_DDR4_RAS_B | SSTL12_DCI | L8 | RAS_B/A16 | U17-U19 U73-U74 |
BH54 | PL_DDR4_CAS_B | SSTL12_DCI | M8 | CAS_B_A15 | U17-U19 U73-U74 |
BK53 | PL_DDR4_CK_T | DIFF_SSTL12_DCI | K7 | CK_T | U17-U19 U73-U74 |
BK54 | PL_DDR4_CK_C | DIFF_SSTL12_DCI | K8 | CK_C | U17-U19 U73-U74 |
BH52 | PL_DDR4_CKE | SSTL12_DCI | K2 | CKE | U17-U19 U73-U74 |
BG52 | PL_DDR4_ACT_B | SSTL12_DCI | L3 | ACT_B | U17-U19 U73-U74 |
BJ53 | PL_DDR4_TEN | SSTL12_DCI | N9 | TEN | U17-U19 U73-U74 |
BJ52 | PL_DDR4_ALERT_B | SSTL12_DCI | P9 | ALERT_B | U17-U19 U73-U74 |
BL48 | PL_DDR4_PARITY | SSTL12_DCI | T3 | PAR | U17-U19 U73-U74 |
BH50 | PL_DDR4_RESET_B | LVCMOS12 | P1 | RESET_B | U17-U19 U73-U74 |
BH49 | PL_DDR4_ODT | SSTL12_DCI | K3 | ODT | U17-U19 U73-U74 |
BP49 | PL_DDR4_CS_B | SSTL12_DCI | L7 | CS_B | U17-U19 U73-U74 |
The VCU128 DDR4 memory component interfaces adhere to the constraints guidelines documented in the “DDR3/DDR4 Design Guidelines” section of the UltraScale Architecture-Based FPGAs Memory IP LogiCORE IP Product Guide (PG150). The VCU128 board DDR4 memory component interface is a 40Ω impedance implementation.
For more information on the internal VREF, see the “Supply Voltages for the SelectIO Pins VREF” and the “Internal VREF” sections in the UltraScale Architecture SelectIO Resources User Guide (UG571). For more details about the Micron DDR4 component memory, see the Micron MT40A512M16LY data sheet at the Micron Technology website.