GTY105: HSDP and 2x zSFP

VCK190 Evaluation Board User Guide (UG1366)

Document ID
UG1366
Release Date
2023-03-17
Revision
1.1 English

GTY105 channel 1 is not used.

The GTY105 channel 0 high-speed debug port is a new feature that will be supported in the future. GTY105 REFCLK1 receives the HSDP_SI570_CLK from Si570 U5 (default frequency 156.25 MHz).

GTY105 channel 2 is wired to SFP0 and channel 3 is wired to SFP1. The two zSFPs are implemented in a dual-port stacked connector J287 (SFP0 lower, SFP1 upper). Each SFP has an I2C connection to the I2C1 bus through the I2C multiplexer (TCA9548PWR U214) as documented in PMC MIO[44:45] I2C1 Bus.

GTY105 REFCLK0 receives the zSFP_SI570_CLK from Si570 U192 (default frequency 156.25 MHz).