For designs with high-speed clocks, consider the following:
- Limit the number and width of signals being debugged.
- Pipeline the input probes to the AXIS-ILA by setting
the number of input pipeline stages. This setting can be found in the
Advanced tab of the
AXIS-ILA GUI or set with the
C_INPUT_PIPE_STAGESproperty when using Tcl insertion.