No Communication between Master and Slave - 2023.1 English

Versal Adaptive SoC System Integration and Validation Methodology Guide (UG1388)

Document ID
Release Date
2023.1 English
  • Check the NoC Connectivity tab. Is the master connected to the correct slaves?
  • Check the address editors to ensure the master is sending to the correct system address range. For example, is the traffic generator set up to have the correct address range matching the address editor?

    In case of the LPD connected to the NoC, verify that if the RPU uses this path. It can only access the first 32 bits of the address range and should not be used to access any resources (PL or DDR) above this range. AI Engine is an exception that the tools handle.

  • Check that the memory controller passed calibration. See this link in the Versal Adaptive SoC Programmable Network on Chip and Integrated Memory Controller LogiCORE IP Product Guide (PG313).
  • Check that the PMC PLL reference clock frequency is correct and matches the CIPS Wizard input clock frequency.
  • Check the NoC frequency in the Clocks tab of CIPS.