syn.rtl commands configure
various attributes of the compiled RTL, the type of reset used, and the encoding of
the state machines. It also allows you to use specific identification in the RTL. By
default, these options are applied to the top-level design and all RTL blocks within
Generate test vectors during hardware emulation in the Vitis tool flow when the kernel is synthesized as a Vitis kernel, to be used as a test bench for C/RTL Co-simulation in future design iterations.
Enables simulation or synthesis deadlock detection in the top-level RTL of an exported IP/XO file. The options are as follows:
- none : Deadlock detection disabled
- sim : Enables deadlock detection only for simulation/emulation. This is the default setting.
hw : Deadlock detection
enabled in synthesized RTL IP. Adds
ap_local_blocksignals to the IP to enable local and global deadlock detection.
Enable deadlock detection diagnosis for Vitis kernels (.xo) during hardware emulation of the Application.
Specify a file whose contents will be inserted at the beginning of all generated RTL files. This allows you to ensure that the generated RTL files contain user specified content.
Add top level event and stall ports required by kernel profiling.
syn.rtl.kernel_profile=1Important: This option relates to the
v++ -c --profile.stallcommand, and must be manually added to the HLS component to ensure the stall profiling is available for use in the linked Application.
Specifies the top level function name as the prefix value for generated RTL modules. This option is ignored if
syn.rtl.module_prefixis also specified. This is enabled by default.
Specify a prefix to be used for all generated RTL module names. Use this to override the defaul module prefix of the top-level function.
Enable keep attribute.
Use a register by default for all I/O signals.
Number of registers to add to reset signal.
- Variables initialized in the C/C++ code are always initialized to the same
value in the RTL and therefore in the bitstream. This initialization is
performed only at power-on. It is not repeated when a reset is applied to
The setting applied with the
-resetoption determines how registers and memories are reset.
none: No reset is added to the design.
control: Resets control registers, such as those used in state machines and those used to generate I/O protocol signals. This is the default setting.
state: Resets control registers and registers or memories derived from static or global variables in the C/C++ code. Any static or global variable initialized in the C/C++ code is reset to its initialized value.
all: Resets all registers and memories in the design. Any static or global variable initialized in the C/C++ code is reset to its initialized value.
Causes all registers to use an asynchronous reset. If this option is not specified a synchronous reset is used.
Defines the polarity of the reset signal to be either active-Low or active-High. The default setting is active-High.
syn.rtl.reset_level=lowTip: The AXI protocol requires an active-Low reset. If your design uses AXI interfaces the tool will define this reset level with a warning if the