Target Setup Page - 2021.2 English

Vitis Unified Software Platform Documentation: Embedded Software Development (UG1400)

Document ID
UG1400
ft:locale
English (United States)
Release Date
2021-12-15
Version
2021.2 English

Provide a unique name for your configuration. Next, in the Target Setup view, set up the following details:

  • Debug Type
  • Connection: Local or Remote

Select Local for running the program on a target that is connected to local host.

Create a remote connection by clicking New, and select the same for running the program on a target connected to the remote host.

FPGA Device
This is automatically selected for you.
PS Device
This is automatically selected for you.
Hardware Platform
Select the hardware platform for your design.
Bitstream file
Search or browse to your Bitstream file.
FSBL File or Initialization File
Selects either the FSBL file or Initialization file based on whether the checkbox is selected. By default, the Use FSBL Flow for Initialization check-box is checked.
Reset Entire System
Perform a system reset if there is only one processor in the system.
Initialize Using FSBL file
Initialize PS using FSBL file.
Reset APU
Reset all the APU processor cores.
Reset RPU
Reset all the RPU processor cores.
Enable RPU Split Mode
Put RPU cores in split mode so that they can be used independent of each other.
Program FPGA
To program the bit file.
Skip Revision Check
Enabling this option will skip the device revision while programming bitstream.