The DCI_CASCADE constraint identifies a DCI master bank and its corresponding slave banks. See DCI Cascading for more information.
The DCI_CASCADE attribute uses the following syntax in the Xilinx Design Constraints (XDC) file:
set_property DCI_CASCADE {slave_banks} [get_iobanks master_bank]