11. PCI Express
UltraScale Architecture PCB Design User Guide (UG583)
Document ID
UG583
Release Date
2023-11-14
Revision
1.27 English
Some
UltraScale+
FPGAs only contain one PCI reset pin (PERSTN0). PERSTN1 is not available.