PCI Express lane assignments might differ between devices. In addition, the block that is used as tandem boot might also be different from device to device. Refer to the Core Pinouts appendix in UltraScale Architecture Gen3 Integrated Block for PCI Express LogiCORE IP Product Guide (PG156) [Ref 14] for UltraScale device core pinouts.