DDR4 SDRAM Address, Command, and Control Fly-by and Clamshell Topologies

This Figure illustrates fly-by topology for address, command, and control signals. Each clock, address, command, and control pin on each SDRAM is connected to a single trace and terminated at the far end.