Ethernet MAC RGMII
UltraScale Architecture PCB Design User Guide (UG583)
Document ID
UG583
Release Date
2023-11-14
Revision
1.27 English
Delay skew for TXD/RXD[3:0] and CTL to clock delay should be within ±50 ps including package time.