After synthesis has completed, open the synthesized design (Synthesis > Open Synthesized Design), then click the Package Pins tab, as shown in This Figure. Pin delays are found in the Min Trace Dly and Max Trace Dly columns.
Alternatively, the Tcl command write_csv {filename.csv} can be used in the Tcl Console tab to export I/O information to a file that includes the pin delays.