HS200 (200 MHz) and High-Speed DDR Interfaces
UltraScale Architecture PCB Design User Guide (UG583)
Document ID
UG583
Release Date
2023-11-14
Revision
1.27 English
PCB and package skew between data/cmd and clock should be within ±50 ps.