This Figure shows the termination for reset_n. The 4.7 kW to ground is to keep reset_n Low during FPGA power-up. If self-refresh is required during FPGA power-down, circuitry needs to be added to ensure that reset_n stays High during that time.
|
X-Ref Target - Figure 2-35 
|