- Behavioral Verilog procedural assignments:
- Assign values to variables declared as reg.
- Are introduced by always blocks, tasks, and functions.
- Model registers and Finite State Machine (FSM) components.
-
Vivado synthesis supports:
- Combinatorial functions
- Combinatorial and sequential tasks
- Combinatorial and sequential always blocks