A valid transfer occurs whenever READY , VALID , ACLKEN , and ARESETn signals are High at the rising edge of ACLK , as shown in This Figure .
During valid transfers, DATA only carries active video data. Blank periods and ancillary data packets are not transferred by video over AXI4-Stream.