Starting with top-level signaling for this IP, buses and signals are identified and tagged as shown in the following figure.
Figure 1. DMA Controller Top
The functions in a logical group or sub-blocks are also tagged as shown in the following figure.
Figure 2. DMA Controller Block Signaling
