The R[n]_END register is shown in the following table. Each region is defined by a start and end address base addresses mapped to the PL.
Note: Address Offset: 0x00000[n]04
|Field name||Bits||Type||Reset Value||Description|
AXI address within the PL.
Note: Bits [31:0] correspond to address bits [39:8].