For devices in the Zynq series, this workflow is a wrapper around the bootgen utility provided with the Vitis software platform. For MicroBlaze-based FPGA designs, this workflow is a wrapper around the corresponding Vivado Tcl commands and generates an MCS formatted programming file. This MCS file can be programmed directly to a target board and then booted.