Xilinx Virtex-6/Spartan-6 FPGA DDR3 Signal Integrity Analysis and PCB Layout Guidelines(WP420)

wp420-DDR3-SI-PCB.pdf

Document_ID
WP420
ft:locale
English (United States)
Release_Date
2012-06-26
Revision
1.0 English