Interfacing the IDT 3.3V Multi-Queue FIFO to a Virtex-II FPGA(XAPP629)

xapp629.pdf

Document_ID
XAPP629
ft:locale
English (United States)
Release_Date
2002-11-20
Revision
1.1 English