Virtex-6 FPGA: Built-In Synchronous FIFO Reset and Input Logic Reset(XCN11015)

xcn11015.pdf

Document_ID
XCN11015
ft:locale
English (United States)
Release_Date
2011-04-18
Revision
1.0 English